❌

Normal view

There are new articles available, click to refresh the page.
Before yesterdayMain stream

Trenz Electronic AXE5-EAGLE-ES devkit features Intel Agilex 5 E-Series SoC FPGA

16 October 2024 at 14:00
AXE5-EAGLE-ES

The Trenz Electronic AXE5-EAGLE-ES devkit (development kit) is powered by an Intel Agilex 5 E-series SoC FPGA, codenamed Sundance Mesa. It is designed for FPGA applications in sectors such as wireless communication, video broadcast, and defense. The kit provides 656k logic elements and a quad-core processing system featuring dual-core Arm Cortex-A76 and Cortex-A55 clusters. It supports high-speed transceivers up to 17 Gbps, PCIe 4.0 connectivity, and integrated memory interfaces like DDR4 and LPDDR4/5. Built on Intel’s 7 technology, the Agilex 5 architecture is optimized for midrange FPGA applications, offering a compact design with efficient performance-per-watt. The FPGA includes enhanced DSP blocks with AI Tensor capabilities for AI and digital signal processing tasks. Additionally, it incorporates Intel’s second-generation Hyperflex Architecture, enabling greater flexibility for handling dynamic workloads. Previously, we covered the iW-RainboW-G58M system-on-module, which features Intel’s Agilex 5 SoC FPGA E-series, a cost-effective, midrange solution for intelligent edge and embedded applications. [...]

The post Trenz Electronic AXE5-EAGLE-ES devkit features Intel Agilex 5 E-Series SoC FPGA appeared first on CNX Software - Embedded Systems News.

Altera’s 7nm Agilex 3 SoC FPGA features Cortex-A55 cores, AI Tensor Block, DSP, 10 GbE, and more.

1 October 2024 at 09:00
Altera Agilex 3 AI SoC FPGA

Altera, an independent subsidiary of Intel, has launched the Altera Agilex 3 SoC FPGA lineup built on Intel’s 7nm technology. According to Altera, these FPGAs prioritize cost and power efficiency while maintaining essential performance. Key features include an integrated dual-core Arm Cortex A55 processor, AI capabilities within the FPGA fabric (tensor blocks and AI-optimized DSP sections), enhanced security, 25K–135K logic elements, 12.5 Gbps transceivers, LPDDR4 support, and a 38% lower power consumption versus competing FPGAs. Built on the Hyperflex architecture, it offers nearly double the performance compared to previous-generation Cyclone V FPGAs. These features make this device useful for manufacturing, surveillance, medical, test and measurement, and edge computing applications. Altera’s Agilex 3 AI SoC FPGA specifications Device Variants B-Series – No definite information is available C-Series – A3C025, A3C050, A3C065, A3C100, A3C135 SoC FPGAs Hard Processing System (HPS) – Dual-core 64-bit Arm Cortex-A55 up to 800 MHz that supports secure [...]

The post Altera’s 7nm Agilex 3 SoC FPGA features Cortex-A55 cores, AI Tensor Block, DSP, 10 GbE, and more. appeared first on CNX Software - Embedded Systems News.

❌
❌