❌

Normal view

There are new articles available, click to refresh the page.
Before yesterdayMain stream

PIOLib: A userspace library for PIO control

By: PhilE
17 December 2024 at 19:51

Dip your toes into the world of PIO on Raspberry Pi 5 using PIOLib

The launch of Raspberry Pi 5 represented a significant change from previous models. Building chips that run faster and use less power, while continuing to support 3.3V I/O, presents real, exciting challenges. Our solution was to split the main SoC (System on Chip) in two β€” the compute half, and the I/O half β€” and put a fast interconnect (4-lane PCIe Gen 3) between them. The SoC on Raspberry Pi 5 is the Broadcom BCM2712, and the I/O processor (which used to be known in the PC world as the β€˜southbridge’) is Raspberry Pi RP1.

PIOLib: A userspace library for PIO control

Along with all the usual peripherals β€” USB, I2C, SPI, DMA, and UARTs β€” RP1 included something a bit more interesting. One of RP2040’s distinguishing features was a pair of PIO blocks, deceptively simple bits of Programmable I/O capable of generating and receiving patterns on a number of GPIOs. With sufficient cunning, users have been able to drive NeoPixel LEDs and HDMI displays, read from OneWire devices, and even connect to an Ethernet network.

RP1 is blessed with a single PIO block β€” almost identical to the two that RP2040 has β€” as well as four state machines and a 32-entry instruction memory. However, apart from a few hackers out there, it has so far lain dormant; it would be great to make this resource available to users for their own projects, but there’s a catch.

Need for speed

The connection between RP1’s on-board ARM M3 microcontrollers and the PIO hardware was made as fast as possible, but at the cost of making the PIO registers inaccessible over PCIe; the only exceptions are the state machine FIFOs β€” the input and output data pipes β€” that can be reached by DMA (direct memory access). This makes it impossible to control PIO directly from the host processors, so an alternative is required. One option would be to allow the uploading of code to run on the M3 cores, but there are a number of technical problems with that approach:

1. We need to β€œlink” the uploaded code with what is already present in the firmware β€” think of it as knitting together squares to make a quilt (or a cardigan for Harry Styles). For that to work, the firmware needs a list of the names and addresses of everything the uploaded code might want to access, something that the current firmware doesn’t have.

2. Third-party code running on M3 cores presents a security risk β€” not in the sense that it might steal your data (although that might be possible…), but that by accident or design it could disrupt the operation of your Raspberry Pi 5.

3. Once the M3s have been opened up in that way, we can’t take it away, and that’s not a step we’re prepared to take.

Not like that, like this

For these reasons, we took a different path.Β 

The latest RP1 firmware implements a mailbox interface: a simple mechanism for sending messages between two parties. The kernel has corresponding mailbox and firmware drivers, and an rp1-pio driver that presents an ioctl() interface to user space. The end result of adding all this software is the ability to write programs using the PIO SDK that can run in user space or in kernel drivers.

Latency trade-off

Most of the PIOLib functions cause a message to be sent to the RP1 firmware, which performs the operation β€” possibly just a single I/O access β€” and replies. Although this makes it simple to run PIO programs on Raspberry Pi 5 (and the rest of the Raspberry Pi family), it does come at a cost. All that extra software adds latency; most PIOLib operations take at least 10 microseconds. For PIO software that just creates a state machine and then reads or writes data, this is no problem β€” the WS2812 LED and PWM code are good examples of this. But anything that requires close coupling between the state machine and driver software is likely to have difficulties.

The first official use of PIOLib is the new pwm-pio kernel driver. It presents a standard Linux PWM interface via sysfs, and creates a very stable PWM signal on any GPIO on the 40-pin header (GPIOs 0 to 27). You can configure up to four of these PWM interfaces on Raspberry Pi 5; you are limited by the number of state machines. Like many peripherals, you create one with a Device Tree overlay:

dtoverlay=pwm-pio,gpio=7

One feature absent from this first release is interrupt support. RP1 provides two PIO interrupts, which can be triggered by the PIO instruction IRQ (interrupt request), and these could be used to trigger actions on the SoC.

Over time, we may discover that there are some common usage patterns β€” groups of the existing PIOLib functions that often appear together. Adding those groups to the firmware as single, higher-level operations may allow more complex PIO programs to run. These and other extensions are being considered.

Let me play!

If you’d like to try PIOLib, you will need:

  • The library (and examples)
  • The latest kernel (sudo apt update; sudo apt upgrade)
  • The latest EEPROM (see the β€˜Advanced Options’ section of raspi-config)

I’ll leave you with a video of some flashing lights β€” two strings of WS2812 LEDs being driven from a Raspberry Pi 5. It’s beginning to look a bit festive!

The post PIOLib: A userspace library for PIO control appeared first on Raspberry Pi.

UP 710S – A slim, credit card-sized Intel N97 development board with M.2 E-Key WiFi socket and GPIO, I2C, SPI, and COM wafers

19 November 2024 at 17:25
UP 710S Intel N97 development board

AAEON’s UP 710S is a credit card-sized Intel N97 SBC and development board with an M.2 E-Key socket for a WiFi and Bluetooth module, and similar interfaces such as gigabit Ethernet, USB 2.0, USB 3.0, andΒ  HDMI outputs as found in Raspberry Pi boards. It’s very similar to the UP 7000 SBC with Intel N50, N97, or N100 CPU, but it’s designed to be slimmer so the 40-pin Raspberry Pi-compatible header has been replaced by 1mm pitch wafers exposing GPIO, I2C, SPI, and serial (COM) interfaces. UP 710S specifications: Alder Lake-NΒ SoC Default – Intel Processor N97 quad-coreΒ  processor up to 3.6 GHz with 6MB cache, 24EU Intel UHD Graphics Gen 12 @ 1.2 GHz; TDP: 12W Options – Intel N50, N100, N200 System Memory – Up to 8GB LPDDR5 Storage Up to 128GB eMMC flash 256Mbit flash for the BIOS/UEFI Video Output – HDMI 1.4b video output up to 4Kp30 [...]

The post UP 710S – A slim, credit card-sized Intel N97 development board with M.2 E-Key WiFi socket and GPIO, I2C, SPI, and COM wafers appeared first on CNX Software - Embedded Systems News.

$5 CH32-Ant CH32V003 RISC-V development board comes with Stemma QT connector

30 October 2024 at 00:01
Ch32V003 RISC-V board

The CH32-Ant is a low-cost, breadboard-compatible development board powered by the WCH Electronics CH32V003-F4U6 RISC-V microcontroller, ideal for prototyping. It is pin-compatible with Prokyber’s ESP32-C6-Bug, offering an easy transition for users who don’t need wireless capabilities or the higher performance of the ESP32-C6FH4. The board features a Stemma QT connector for straightforward I2C sensor integration and a USB Type-C port that supports data transfer and power through software-based USB on the CH32V003. The CH32-Ant offers configurable logic voltage at 3.3V or 5V, adjusted via an onboard 0-ohm resistor, providing flexibility for sensor projects. Powered by the CH32V003F4U6 microcontroller, it operates up to 48MHz with 2kB of RAM and 16kB of flash, making it cost-effective for applications requiring basic processing without wireless. The CH32-Ant features a compact layout designed for breadboard compatibility, a Stemma QT connector for an I2C module on one end of the board, and a USB Type-C connector [...]

The post $5 CH32-Ant CH32V003 RISC-V development board comes with Stemma QT connector appeared first on CNX Software - Embedded Systems News.

CodeCell is a ESP32-C3 mini development board for robots, wearables, smart home projects

29 October 2024 at 19:23
CodeCell ESP32 C3 mini development board

Engineer and YouTuber Carl Bugeja recently developed CodeCell, a tiny ESP32-C3 development board designed as the brain for robots, wearables, and smart home devices. This module features a nine-axis inertial measurement unit (IMU) for motion fusion and an optional VCNL4040 light sensor. It includes a USB Type-C port for data and power as well as a lithium-polymer battery with a charging circuit. Measuring just 18.5 x 18.5mm this compact board is even smaller than other tiny ESP32 development boards such as Waveshare’s ESP32-S3-Zero and Seeed Studio’s XIAO ESP32S3. However, the Epi C3 is smaller at 23 x 12.75 mm, and so are the Unexpected Maker NANOS3 (25 x 10 mm) and Unexpected Maker OMGS3 (28 x 11 mm). CodeCel ESP32-C3 mini development board specification Microcontroller – ESP32-C3 RISC-V MCU 160MHz 32-bit RISC-V processor core 400kB SRAM, 4MB flash storage Wi-Fi 4 and Bluetooth Low Energy (BLE) connectivity Sensors Vishay VCNL4040 light [...]

The post CodeCell is a ESP32-C3 mini development board for robots, wearables, smart home projects appeared first on CNX Software - Embedded Systems News.

❌
❌